Index of /files/LTspiceIV/examples/LTspice_cmosedu/Ch9_MSD_LTspice

Icon  Name                                                                                                                                                                                                     Last modified      Size  Description
[PARENTDIR] Parent Directory - [TXT] 12_bit_Accumulator.asc 2020-05-17 09:16 2.3K [   ] 12_bit_Accumulator.asy 2020-05-17 09:16 3.1K [TXT] 12_bit_adder.asc 2020-05-17 09:16 2.6K [   ] 12_bit_adder.asy 2020-05-17 09:16 4.6K [TXT] 12_bit_averager.asc 2020-05-17 09:16 2.5K [   ] 12_bit_averager.asy 2020-05-17 09:16 3.2K [TXT] 12_bit_comb_K_1.asc 2020-05-17 09:16 4.9K [   ] 12_bit_comb_K_1.asy 2020-05-17 09:16 3.2K [TXT] 12_bit_comb_K_8.asc 2020-05-17 09:16 6.9K [   ] 12_bit_comb_K_8.asy 2020-05-17 09:16 3.2K [TXT] 12_bit_integrator.asc 2020-05-17 09:16 3.2K [   ] 12_bit_integrator.asy 2020-05-17 09:16 3.1K [TXT] 12_bit_inverter.asc 2020-05-17 09:16 1.8K [   ] 12_bit_inverter.asy 2020-05-17 09:16 3.0K [TXT] 12_bit_register.asc 2020-05-17 09:16 2.3K [   ] 12_bit_register.asy 2020-05-17 09:16 3.1K [TXT] 12_bit_register_NOT.asc 2020-05-17 09:16 2.3K [   ] 12_bit_register_NOT.asy 2020-05-17 09:16 3.1K [TXT] 12_bit_selector.asc 2020-05-17 09:16 2.4K [   ] 12_bit_selector.asy 2020-05-17 09:16 4.5K [TXT] 16_bit_integrator.asc 2020-05-17 09:16 4.3K [   ] 16_bit_integrator.asy 2020-05-17 09:16 4.0K [   ] 1_bit_1st_ANS_mod_MSD.asy 2020-05-17 09:16 751 [   ] 1_bit_1st_PNS_mod_MSD.asy 2020-05-17 09:16 752 [   ] 1_bit_1st_PNS_SC_MSD.asy 2020-05-17 09:16 870 [   ] 1_bit_1st_PNS_SCmod_MSD.asy 2020-05-17 09:16 870 [   ] 1_bit_2nd_ANS_mod_MSD.asy 2020-05-17 09:16 750 [   ] 1_bit_2nd_PNS_mod_MSD.asy 2020-05-17 09:16 635 [   ] 1_bit_2nd_PNS_SCmod_MSD.asy 2020-05-17 09:16 753 [TXT] 1_bit_averager.asc 2020-05-17 09:16 608 [   ] 1_bit_averager.asy 2020-05-17 09:16 659 [TXT] 2_bit_averager.asc 2020-05-17 09:16 1.1K [   ] 2_bit_averager.asy 2020-05-17 09:16 889 [TXT] 2_bit_comb_K_16.asc 2020-05-17 09:16 5.9K [   ] 2_bit_comb_K_16.asy 2020-05-17 09:16 890 [TXT] 2_bit_register.asc 2020-05-17 09:16 468 [   ] 2_bit_register.asy 2020-05-17 09:16 771 [TXT] 3_bit_averager.asc 2020-05-17 09:16 1.5K [   ] 3_bit_averager.asy 2020-05-17 09:16 1.1K [TXT] 3_bit_register.asc 2020-05-17 09:16 669 [   ] 3_bit_register.asy 2020-05-17 09:16 1.0K [TXT] 4_bit_adder.asc 2020-05-17 09:16 935 [   ] 4_bit_adder.asy 2020-05-17 09:16 1.8K [TXT] 4_bit_averager.asc 2020-05-17 09:16 1.5K [   ] 4_bit_averager.asy 2020-05-17 09:16 1.3K [TXT] 4_bit_comb_K_16.asc 2020-05-17 09:16 4.9K [   ] 4_bit_comb_K_16.asy 2020-05-17 09:16 1.3K [TXT] 4_bit_comb_K_8.asc 2020-05-17 09:16 3.1K [   ] 4_bit_comb_K_8.asy 2020-05-17 09:16 1.3K [TXT] 4_bit_register.asc 2020-05-17 09:16 874 [   ] 4_bit_register.asy 2020-05-17 09:16 1.2K [TXT] 5_bit_averager.asc 2020-05-17 09:16 1.9K [   ] 5_bit_averager.asy 2020-05-17 09:16 1.6K [TXT] 5_bit_comb_K_16.asc 2020-05-17 09:16 7.3K [   ] 5_bit_comb_K_16.asy 2020-05-17 09:16 1.6K [TXT] 5_bit_register.asc 2020-05-17 09:16 1.0K [   ] 5_bit_register.asy 2020-05-17 09:16 1.4K [TXT] 6_bit_averager.asc 2020-05-17 09:16 2.4K [   ] 6_bit_averager.asy 2020-05-17 09:16 1.8K [TXT] 6_bit_comb_K_16.asc 2020-05-17 09:16 10K [   ] 6_bit_comb_K_16.asy 2020-05-17 09:16 1.8K [TXT] 6_bit_register.asc 2020-05-17 09:16 1.2K [   ] 6_bit_register.asy 2020-05-17 09:16 1.7K [TXT] 7_bit_averager.asc 2020-05-17 09:16 2.6K [   ] 7_bit_averager.asy 2020-05-17 09:16 2.0K [TXT] 8_bit_adder.asc 2020-05-17 09:16 1.8K [   ] 8_bit_adder.asy 2020-05-17 09:16 3.2K [TXT] 8_bit_averager.asc 2020-05-17 09:16 2.6K [   ] 8_bit_averager.asy 2020-05-17 09:16 2.3K [TXT] 8_bit_comb_K_1.asc 2020-05-17 09:16 3.3K [   ] 8_bit_comb_K_1.asy 2020-05-17 09:16 2.3K [TXT] 8_bit_comb_K_16.asc 2020-05-17 09:16 7.9K [   ] 8_bit_comb_K_16.asy 2020-05-17 09:16 2.3K [TXT] 8_bit_comb_K_3.asc 2020-05-17 09:16 3.5K [   ] 8_bit_comb_K_3.asy 2020-05-17 09:16 2.3K [TXT] 8_bit_comb_K_4.asc 2020-05-17 09:16 3.9K [   ] 8_bit_comb_K_4.asy 2020-05-17 09:16 2.3K [TXT] 8_bit_comb_K_8.asc 2020-05-17 09:16 5.1K [   ] 8_bit_comb_K_8.asy 2020-05-17 09:16 2.3K [TXT] 8_bit_integrator.asc 2020-05-17 09:16 2.1K [   ] 8_bit_integrator.asy 2020-05-17 09:16 2.1K [TXT] 8_bit_inverter.asc 2020-05-17 09:16 1.2K [   ] 8_bit_inverter.asy 2020-05-17 09:16 2.0K [TXT] 8_bit_register.asc 2020-05-17 09:16 1.6K [   ] 8_bit_register.asy 2020-05-17 09:16 2.1K [TXT] 8_bit_register_NOT.asc 2020-05-17 09:16 1.6K [   ] 8_bit_register_NOT.asy 2020-05-17 09:16 2.2K [TXT] 8_bit_selector.asc 2020-05-17 09:16 1.6K [   ] 8_bit_selector.asy 2020-05-17 09:16 3.1K [TXT] _Fig9_11_MSD.asc 2020-05-17 09:16 12K [   ] _Fig9_11_MSD.plt 2020-05-17 09:16 291 [TXT] _Fig9_13_MSD.asc 2020-05-17 09:16 13K [   ] _Fig9_13_MSD.plt 2020-05-17 09:16 291 [TXT] _Fig9_15_MSD.asc 2020-05-17 09:16 13K [   ] _Fig9_15_MSD.plt 2020-05-17 09:16 291 [TXT] _Fig9_15_v2_MSD.asc 2020-05-17 09:16 13K [   ] _Fig9_15_v2_MSD.plt 2020-05-17 09:16 291 [TXT] _Fig9_17_MSD.asc 2020-05-17 09:16 13K [   ] _Fig9_17_MSD.plt 2020-05-17 09:16 285 [TXT] _Fig9_18_MSD.asc 2020-05-17 09:16 13K [   ] _Fig9_18_MSD.plt 2020-05-17 09:16 291 [TXT] _Fig9_21_MSD.asc 2020-05-17 09:16 11K [   ] _Fig9_21_MSD.plt 2020-05-17 09:16 285 [TXT] _Fig9_22_MSD.asc 2020-05-17 09:16 11K [   ] _Fig9_22_MSD.plt 2020-05-17 09:16 285 [   ] _Fig9_25_MSD.plt 2020-05-17 09:16 435 [   ] _Fig9_25_MSD.spi 2020-05-17 09:16 2.1K [   ] _Fig9_29_MSD.plt 2020-05-17 09:16 585 [   ] _Fig9_29_MSD.spi 2020-05-17 09:16 1.0K [   ] _Fig9_31_MSD.plt 2020-05-17 09:16 525 [   ] _Fig9_31_MSD.spi 2020-05-17 09:16 2.2K [TXT] _Fig9_33_1bit_Matlab_MSD.asc 2020-05-17 09:16 3.2K [   ] _Fig9_33_1bit_Matlab_MSD.plt 2020-05-17 09:16 350 [TXT] _Fig9_33_2ndorder_Matlab_MSD.asc 2020-05-17 09:16 14K [   ] _Fig9_33_2ndorder_Matlab_MSD.plt 2020-05-17 09:16 621 [TXT] _Fig9_33_Matlab_MSD.asc 2020-05-17 09:16 7.9K [   ] _Fig9_33_Matlab_MSD.plt 2020-05-17 09:16 350 [   ] _Fig9_33_MSD.plt 2020-05-17 09:16 294 [   ] _Fig9_33_MSD.spi 2020-05-17 09:16 6.3K [   ] _Fig9_34_MSD.plt 2020-05-17 09:16 284 [   ] _Fig9_34_MSD.spi 2020-05-17 09:16 15K [   ] _Fig9_35_MSD.plt 2020-05-17 09:16 286 [   ] _Fig9_35_MSD.spi 2020-05-17 09:16 15K [TXT] _Fig9_4_no_path_filter_v1_MSD.asc 2020-05-17 09:16 12K [   ] _Fig9_4_no_path_filter_v1_MSD.plt 2020-05-17 09:16 824 [TXT] _Fig9_4_no_path_filter_v2_MSD.asc 2020-05-17 09:16 12K [   ] _Fig9_4_no_path_filter_v2_MSD.plt 2020-05-17 09:16 537 [TXT] _Fig9_4_no_path_filter_v3_MSD.asc 2020-05-17 09:17 12K [   ] _Fig9_4_no_path_filter_v3_MSD.plt 2020-05-17 09:17 559 [TXT] _Fig9_4_with_decimation_with_path_filter_v1_MSD.asc 2020-05-17 09:17 10K [   ] _Fig9_4_with_decimation_with_path_filter_v1_MSD.plt 2020-05-17 09:17 322 [TXT] _Fig9_4_with_decimation_with_path_filter_v2_MSD.asc 2020-05-17 09:17 10K [   ] _Fig9_4_with_decimation_with_path_filter_v2_MSD.plt 2020-05-17 09:17 317 [TXT] _Fig9_4_with_decimation_with_path_filter_v3_MSD.asc 2020-05-17 09:17 10K [   ] _Fig9_4_with_decimation_with_path_filter_v3_MSD.plt 2020-05-17 09:17 317 [TXT] _Fig9_4_with_path_filter_no_decimation_MSD.asc 2020-05-17 09:17 9.5K [   ] _Fig9_4_with_path_filter_no_decimation_MSD.plt 2020-05-17 09:17 322 [TXT] _Fig9_4_with_path_filter_with_decimation_MSD.asc 2020-05-17 09:17 9.7K [   ] _Fig9_4_with_path_filter_with_decimation_MSD.plt 2020-05-17 09:17 315 [TXT] _Fig9_4_with_serial_to_parallel_to_serial_MSD.asc 2020-05-17 09:17 13K [   ] _Fig9_4_with_serial_to_parallel_to_serial_MSD.plt 2020-05-17 09:17 567 [TXT] _Fig9_5_MSD.asc 2020-05-17 09:17 11K [   ] _Fig9_5_MSD.plt 2020-05-17 09:17 285 [TXT] _Fig9_6_MSD.asc 2020-05-17 09:17 11K [   ] _Fig9_6_MSD.plt 2020-05-17 09:17 285 [TXT] _Fig9_8a_MSD.asc 2020-05-17 09:17 11K [   ] _Fig9_8a_MSD.plt 2020-05-17 09:17 285 [TXT] _Fig9_8b_MSD.asc 2020-05-17 09:17 11K [   ] _Fig9_8b_MSD.plt 2020-05-17 09:17 285 [TXT] _Fig9_9a_MSD.asc 2020-05-17 09:17 11K [   ] _Fig9_9a_MSD.plt 2020-05-17 09:17 285 [TXT] _Fig9_9b_MSD.asc 2020-05-17 09:17 11K [   ] _Fig9_9b_MSD.plt 2020-05-17 09:17 285 [TXT] ADCbit.asc 2020-05-17 09:16 2.2K [   ] ADCbit.asy 2020-05-17 09:16 645 [TXT] ADCbit_w_gain_error.asc 2020-05-17 09:16 2.2K [   ] ADCbit_w_gain_error.asy 2020-05-17 09:16 647 [TXT] Adderbit.asc 2020-05-17 09:16 8.9K [   ] Adderbit.asy 2020-05-17 09:16 647 [TXT] C5_models.txt 2020-05-17 09:16 4.9K [   ] dbp.m 2020-05-17 09:16 184 [TXT] DFF.asc 2020-05-17 09:16 2.0K [   ] DFF.asy 2020-05-17 09:16 621 [   ] Fig9_33_1bit_Matlab.m 2020-05-17 09:16 6.4K [   ] Fig9_33_2ndorder_Matlab.m 2020-05-17 09:16 6.4K [   ] Fig9_33_Matlab.m 2020-05-17 09:16 6.3K [   ] Fig9_4_no_path_filter_v1_MSD.m 2020-05-17 09:16 2.6K [   ] Fig9_4_no_path_filter_v2_MSD.m 2020-05-17 09:16 2.5K [   ] Fig9_4_no_path_filter_v3_MSD.m 2020-05-17 09:16 2.5K [   ] Fig9_4_with_decimation_with_path_filter_v1_MSD.m 2020-05-17 09:16 3.0K [   ] Fig9_4_with_decimation_with_path_filter_v2_MSD.m 2020-05-17 09:16 2.9K [   ] Fig9_4_with_decimation_with_path_filter_v3_MSD.m 2020-05-17 09:16 3.0K [   ] Fig9_4_with_path_filter_no_decimation_MSD.m 2020-05-17 09:16 2.9K [   ] Fig9_4_with_path_filter_with_decimation_MSD.m 2020-05-17 09:16 3.0K [   ] Fig9_4_with_serial_to_parallel_to_serial_MSD.m 2020-05-17 09:16 2.5K [TXT] fsby4_resonator_12bit.asc 2020-05-17 09:16 3.6K [   ] fsby4_resonator_12bit.asy 2020-05-17 09:16 3.1K [TXT] fsby4_resonator_8bit.asc 2020-05-17 09:16 2.6K [   ] fsby4_resonator_8bit.asy 2020-05-17 09:16 2.1K [TXT] Ideal_10_bit_ADC.asc 2020-05-17 09:16 3.5K [   ] Ideal_10_bit_ADC.asy 2020-05-17 09:16 1.5K [TXT] Ideal_10_bit_DAC.asc 2020-05-17 09:16 8.6K [   ] Ideal_10_bit_DAC.asy 2020-05-17 09:16 1.4K [TXT] Ideal_12_bit_ADC.asc 2020-05-17 09:16 3.8K [   ] Ideal_12_bit_ADC.asy 2020-05-17 09:16 1.7K [TXT] Ideal_12_bit_DAC.asc 2020-05-17 09:16 10K [   ] Ideal_12_bit_DAC.asy 2020-05-17 09:16 1.5K [TXT] Ideal_4_bit_ADC.asc 2020-05-17 09:16 2.2K [   ] Ideal_4_bit_ADC.asy 2020-05-17 09:16 931 [TXT] Ideal_4_bit_DAC.asc 2020-05-17 09:16 4.0K [   ] Ideal_4_bit_DAC.asy 2020-05-17 09:16 834 [TXT] Ideal_8_bit_ADC.asc 2020-05-17 09:16 3.0K [   ] Ideal_8_bit_ADC.asy 2020-05-17 09:16 1.3K [TXT] Ideal_8_bit_ADC_w_gain_error.asc 2020-05-17 09:16 3.1K [   ] Ideal_8_bit_ADC_w_gain_error.asy 2020-05-17 09:16 1.3K [TXT] Ideal_8_bit_DAC.asc 2020-05-17 09:16 7.1K [   ] Ideal_8_bit_DAC.asy 2020-05-17 09:16 1.2K [TXT] Ideal_clocked_comparator.asc 2020-05-17 09:16 1.2K [   ] Ideal_clocked_comparator.asy 2020-05-17 09:16 669 [TXT] Ideal_comparator.asc 2020-05-17 09:16 887 [   ] Ideal_comparator.asy 2020-05-17 09:16 558 [TXT] Ideal_differential_clocked_comparator.asc 2020-05-17 09:16 1.9K [   ] Ideal_differential_clocked_comparator.asy 2020-05-17 09:16 810 [TXT] Ideal_differential_op_amp.asc 2020-05-17 09:16 1.2K [   ] Ideal_differential_op_amp.asy 2020-05-17 09:16 666 [TXT] Ideal_inverter.asc 2020-05-17 09:16 1.0K [   ] Ideal_inverter.asy 2020-05-17 09:16 416 [TXT] Ideal_NAND_3.asc 2020-05-17 09:16 2.1K [   ] Ideal_NAND_3.asy 2020-05-17 09:16 542 [TXT] Ideal_ninverter.asc 2020-05-17 09:16 1.0K [   ] Ideal_ninverter.asy 2020-05-17 09:16 387 [TXT] Ideal_op_amp.asc 2020-05-17 09:16 498 [   ] Ideal_op_amp.asy 2020-05-17 09:16 440 [TXT] Integrator_delaying.asc 2020-05-17 09:16 3.3K [   ] Integrator_delaying.asy 2020-05-17 09:16 2.6K [TXT] Integrator_non_delaying.asc 2020-05-17 09:16 3.2K [   ] Integrator_non_delaying.asy 2020-05-17 09:16 2.6K [TXT] inverter.asc 2020-05-17 09:16 1.0K [   ] inverter.asy 2020-05-17 09:16 376 [TXT] non_overlapping.asc 2020-05-17 09:16 2.0K [   ] non_overlapping.asy 2020-05-17 09:16 439 [TXT] op_amp.asc 2020-05-17 09:16 498 [   ] op_amp.asy 2020-05-17 09:16 435 [   ] readLtsRaw.m 2020-05-17 09:16 1.4K [TXT] Sample_and_hold.asc 2020-05-17 09:16 1.7K [   ] Sample_and_hold.asy 2020-05-17 09:16 549 [TXT] SC_input_1.asc 2020-05-17 09:16 745 [   ] SC_input_1.asy 2020-05-17 09:16 904 [TXT] Selectorbit.asc 2020-05-17 09:16 1.0K [   ] Selectorbit.asy 2020-05-17 09:16 557 [TXT] switch_1.asc 2020-05-17 09:16 783 [   ] switch_1.asy 2020-05-17 09:16 386 [TXT] switches_2.asc 2020-05-17 09:16 1.3K [   ] switches_2.asy 2020-05-17 09:16 602